Anuj Dev & Sandip Nimade. 2017. “PERFORMANCE ANALYSIS OF HIGH SPEED CMOS FULL ADDER CIRCUIT FOR LOW VOLTAGE VLSI CIRCUIT DESIGN IN NANOMETER”. International Journal of Research Science and Management 4 (5):48-54. http://ijrsm.com/index.php/journal-ijrsm/article/view/427.