Anuj Dev & Sandip Nimade (2017) “PERFORMANCE ANALYSIS OF HIGH SPEED CMOS FULL ADDER CIRCUIT FOR LOW VOLTAGE VLSI CIRCUIT DESIGN IN NANOMETER”, International Journal of Research Science and Management, 4(5), pp. 48–54. Available at: http://ijrsm.com/index.php/journal-ijrsm/article/view/427 (Accessed: 23 December 2024).