Anuj Dev & Sandip Nimade, “PERFORMANCE ANALYSIS OF HIGH SPEED CMOS FULL ADDER CIRCUIT FOR LOW VOLTAGE VLSI CIRCUIT DESIGN IN NANOMETER”, IJRSM, vol. 4, no. 5, pp. 48–54, May 2017.