[1]
Devanshu Kumar Singh Baghel & Sandip Nimade, “A LOW POWER SRAM CELL DESIGN WITH BIT-INTERLEAVING CAPABILITY IN DSM TECHNOLOGY”, IJRSM, vol. 4, no. 5, pp. 131–140, May 2017.