1.
Devanshu Kumar Singh Baghel & Sandip Nimade. A LOW POWER SRAM CELL DESIGN WITH BIT-INTERLEAVING CAPABILITY IN DSM TECHNOLOGY. IJRSM [Internet]. 2017 May 30 [cited 2024 Dec. 23];4(5):131-40. Available from: http://ijrsm.com/index.php/journal-ijrsm/article/view/437